


| | |
|----------|-------------------------------|
| Page 01: | Block Diagram |
| Page 02: | Platform |
| Page 03: | CPU-1 (Host Bus) |
| Page 04: | CPU-2 (DDR3L) |
| Page 05: | CPU-3 (Display/Reserved) |
| Page 06: | CPU-4 (Power) |
| Page 07: | CPU-6 (Power & GND) |
| Page 08: | CPU-5 (GND) |
| Page 09: | DDR3L SODIMM 0 |
| Page 10: | DDR3L SODIMM 1 |
| Page 11: | DGPU-1 (PCI-E Host) |
| Page 12: | DGPU-2_N14P_MEM Interface |
| Page 13: | DGPU-3_N14P_FrameA GDDR5 I |
| Page 14: | DGPU-4_N14P_FrameA GDDR5 II |
| Page 15: | DGPU-5_N14P_FrameC GDDR5 I |
| Page 16: | DGPU-6_N14P_FrameC GDDR5 II |
| Page 17: | DGPU-7 (Display Interface) |
| Page 18: | DGPU-8 (Thermal & GPIOs) |
| Page 19: | DGPU-9 (Power & GND) |
| Page 20: | DGPU-10 (Power Control) |
| Page 21: | DGPU-11 (Power Sequence) |
| Page 22: | PCH-1 (HDA/JTAG/SATA) |
| Page 23: | PCH-2 (CLK) |
| Page 24: | PCH-3 (LPC,SMBUS) |
| Page 25: | PCH-4 (DMI,FDI) |
| Page 26: | PCH-5 (PCI,DDI) |
| Page 27: | PCH-6 (GPIO,MISC) |
| Page 28: | PCH-7 (PCIE,USB) |
| Page 29: | PCH-8 (Power) |
| Page 30: | PCH-9 (Power) |
| Page 31: | PCH-10 (GND) |
| Page 32: | eDP Connector & Conn/CAM |
| Page 33: | LED Driver IC/LED_8051 |
| Page 34: | KBC(KB3930QFB1) |
| Page 35: | Card Reader/TPM |
| Page 36: | USB 3.0/USB3.1 Conn/ iCharger |
| Page 37: | HDMI Repeater |
| Page 38: | DP with Repeater |
| Page 39: | Audio CODEC/Audio AMP |
| Page 40: | CPU FAN/BTB CONN |
| Page 41: | INTEL Clarkville LAN(I217LM) |
| Page 42: | HDD With Repeater |
| Page 43: | SSD/ DGPU FAN |
| Page 44: | WLAN /Camera/ClickPad/FP |
| Page 45: | M Power |
| Page 46: | TBT Power 5V>12V |
| Page 47: | Battery Select/Charger |
| Page 48: | System Power |
| Page 49: | +1.35VDIMM/4.0.675VRUN |
| Page 50: | +1_05VRUN / +1_5VRUN |
| Page 51: | DGPU POWER NVVDD |
| Page 52: | DGPU POWER FBVDDQ |
| Page 53: | CPU Power (ISL95812HRZ) |
| Page 54: | EMI/Impedence |
| Page 55: | Screw/ME |
| Page 56: | [A] Audio |
| Page 57: | [A] USB3.0 CNT-2/-3 |
| Page 58: | [B] LED Board |
| Page 59: | [C] Power SW Board |
| Page 60: | Power Delivery Chart |
| Page 61: | Power on Block Diagram |
| Page 62: | Power on Sequence |
| Page 63: | Power down Sequence |
| Page 64: | TBT_FR_Misc |
| Page 65: | TBT_FR |
| Page 66: | FR_Pcie_TBT |
| Page 67: | Vcc_Vss |
| Page 68: | TBT_Power |
| Page 69: | History |



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

| Voltage | Description | Control Signal |
|------------|--|----------------|
| PWR_SRC | AC ADAPTER OR BATTERY IN | |
| +5VALW | 5.0V always on power rail | PWR_SRC |
| +3VALW | 3.3V always on power rail | PWR_SRC |
| +5VSUS | 5.0V power rail | SUS_ON |
| +3VSUS | 3.3V power rail | SUS_ON |
| +1_35VDIMM | 1.35V DDR3L power rail (off in S4-S5) | DIMM_ON |
| +0_675VRUN | 0.675V DDR3L Termination voltage (off in S3-S5) | PM_SLP_S3# |
| +5VRUN | 5.0V switched power rail (off in S3-S5) | RUN_ON |
| +3VRUN | 3.3V switched power rail (off in S3-S5 / M0) | RUN_ON |
| +1_5VRUN | 1.5V switched power rail (off in S3-S5) | RUN_ON |
| +VCC_CORE | 1.8V Core Voltage for Processor | EC_ALLSYSPG |
| +1_05VRUN | 1.05V rail for Processor | RUN_ON |
| NVVDD | V Core Voltage for nVIDIA dGPU | NVVDD_EN |
| +3V3_NV | 3.3V PEX power rail (off in Optimus OFF) | DGPU_PWR_EN# |
| FBVDDQ | 1.35V FB / GDDR5 power rail (off in Optimus OFF) | FBVDDQ_ON |
| PEX_VDD | 1.05V PLL power rail (off in Optimus OFF) | NVVDD_EN |
| | | |
| | | |
| | | |
| | | |

Net Naming Conventions

| |
|--|
| Suffix |
| # = Active Low Signal |
| Prefix |
| H = Host |
| M = DDR Memory |
| TP = Test Point (does not connect anywhere else) |
| FB = DGPU VRAM |
| VIAxxx = Like Test Point, but using VIA. |


PCB Footprints



POWER STATES

| STATE \ SIGNAL | SLP_S3# | SLP_S4# | SLP_S5# | +V*ALW | +*VSUS | +*VRUN | Clocks |
|----------------------|---------|---------|---------|--------|--------|--------|--------|
| S0(Full ON) | HIGH | HIGH | HIGH | ON | ON | ON | ON |
| S3(Suspend to RAM) | LOW | HIGH | HIGH | ON | ON | OFF | OFF |
| S4(Suspend to Disk) | LOW | LOW | HIGH | ON | OFF | OFF | OFF |
| S5 (Soft OFF) | LOW | LOW | LOW | ON | OFF | OFF | OFF |

Note : WHEN AC MODE , System turn on and +V*SUS always keep high






Haswell (DMI,PEG,FDI)

PEG_RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils




Haswell (CLK,MISC,JTAG)



SM_RCOMP_0/1/2 : 15/20/25/15/20/25
SM_RCOMP_0/1/2 Length max: 500mil



p.11 479493_479493_SharkBay_HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.




Haswell (DDR3L)






Display/Reserved

DP

HDMI



To eDP Panel



| PCI Express* Static x16 Lane Numbering Reversal | |
|---|--|
| CFG2 | 1 = Normal operation 0 = Lane numbers reversed. |


| MSR Privacy Bit Feature | |
|-------------------------|---|
| CFG3 | 1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden |

| eDP enable | |
|------------|-----------------------------|
| CFG4 | 1 = Disabled 0 = Enabled |


| PCI Express* Bifurcation | |
|--------------------------|---|
| CFG[5:6] | 00 = 1 x8, 2 x4 PCI Express 01 = reserved 10 = 2 x8 PCI Express 11 = 1 x16 PCI Express |

| PEG DEFER TRAINING | |
|--------------------|---|
| CFG7 | 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training |

22uF x 20 /0603
C11-2267313-T04




10uF x 4 /0603
C11-1067333-Y01



| | Haswell | Boardwell |
|------|----------|-----------|
| R231 | No Stuff | Stuff |
| C284 | No Stuff | Stuff |
| C271 | No Stuff | Stuff |
| R12 | No Stuff | Stuff |
| R11 | No Stuff | Stuff |

2014.2.20 Modify for Haswell CPU



Resever For BDW H 2-chips

+VCC_CORE
95A


- B43 VCC
- B45 VCC
- B46 VCC
- B48 VCC
- C27 VCC
- C28 VCC
- C31 VCC
- C32 VCC
- C34 VCC
- C36 VCC
- C38 VCC
- C39 VCC
- C42 VCC
- C43 VCC
- C45 VCC
- C46 VCC
- C48 VCC
- D27 VCC
- D28 VCC
- D31 VCC
- D32 VCC
- D34 VCC
- D36 VCC
- D38 VCC
- D39 VCC
- D42 VCC
- D43 VCC
- D45 VCC
- D46 VCC
- D48 VCC
- E27 VCC
- E28 VCC
- E31 VCC
- E32 VCC
- E34 VCC
- E36 VCC
- E38 VCC
- E39 VCC
- F42 VCC
- F43 VCC
- F45 VCC
- F46 VCC
- F48 VCC
- F27 VCC
- F28 VCC
- F31 VCC
- F32 VCC
- F34 VCC
- F36 VCC
- F38 VCC
- F39 VCC
- F42 VCC
- F43 VCC
- F45 VCC
- F46 VCC
- F48 VCC
- G27 VCC
- G29 VCC
- G31 VCC
- G32 VCC
- G34 VCC
- G36 VCC
- G38 VCC
- G39 VCC
- G42 VCC
- G43 VCC
- G45 VCC
- G46 VCC
- G48 VCC
- H11 VCC
- H12 VCC
- H13 VCC
- H14 VCC
- H16 VCC
- H17 VCC
- H18 VCC
- H19 VCC
- H20 VCC
- H21 VCC
- H23 VCC
- H24 VCC
- H25 VCC
- H26 VCC
- H27 VCC
- H29 VCC

Haswell (POWER)

HASWELL_BGA_E

- U1E
- RSVD J17
- RSVD J21
- RSVD J26
- RSVD J31
- VDDQ AR29
- VDDQ AR31
- VDDQ AR33
- VDDQ AT13
- VDDQ AT19
- VDDQ AT23
- VDDQ AT27
- VDDQ AT32
- VDDQ AT36
- VDDQ AV37
- VDDQ AW22
- VDDQ AW25
- VDDQ AW29
- VDDQ AW33
- VDDQ AY18
- VDDQ BB21
- VDDQ BB22
- VDDQ BB26
- VDDQ BB27
- VDDQ BB30
- VDDQ BB31
- VDDQ BB34
- VDDQ BB36
- VDDQ BD22
- VDDQ BD26
- VDDQ BD30
- VDDQ BD33
- VDDQ BE18
- VDDQ BE22
- VDDQ BE26
- VDDQ BE30
- VDDQ BE33
- RSVD AN31
- VCC L6
- VCC M6
- RSVD AN22
- RSVD AN18
- VCC_SENSE C50
- RSVD AH9
- VCCIO_OUT D51
- FC_F17 F17
- VCOMP_OUT AK6
- RSVD AN33
- RSVD W9
- RSVD J12
- RSVD AR49
- VIDALERT J53
- VIDSCLK J52
- VIDSOUT J50
- VSS B51
- PWR_DEBUG E19
- VSS E52
- RSVD_TP V49
- RSVD_TP U49
- RSVD_TP AM49
- RSVD_TP W49
- VSS V50
- VSS AN49
- VSS AJ49
- VSS AG50
- VSS AK49
- VSS AJ50
- VSS AP49
- VSS AB50
- VSS AP50
- VSS AD50
- VSS AM50
- VCC A36
- VCC A38
- VCC A39
- VCC A42
- VCC A43
- VCC A45
- VCC A46
- VCC A48
- VCC AA46
- VCC AA47
- VCC AA8
- VCC AA9
- +VCC_CORE

4.2 A



+VCC_CORE

| | Haswell | Boardwell |
|------|----------|-----------|
| R229 | No Stuff | Stuff |

300 mA




300 mA

VR_SVID_ALERT# R
VR_SVID_CLK
VR_SVID_DATA

PWR_DEBUG#
VIA_IVR_ERROR
VIA_IST_TRIGGER

If XDP not implemented, then Route Processor PWR_DEBUG as a test point. This Test point must be clearly labeled


CLK and DATA Misatch 2000mils
SVID total Length not over 6"





Close to CPU


Close to IMVP

Haswell (Power & GND)



Haswell (GND)





MICRO-STAR INT'L CO.,LTD.

Title

CPU-5 (GND)

Size

Document Number

MS-16H3

Rev

1.0

Date:

Wednesday, June 25, 2014





Sheet

8






of


69

SODIMM#A









SODIMM#B











G5-N15P-GT-A2
X_N15P-GT-A2-RH
B03-0N15P25-N08











G5J



G5L





G5M

G5





Schematic diagram of the MX25SL2008EM11-12G NAND Flash memory chip. The chip is shown in a 16-pin package. Pin 1 (VCC) is connected to +3V3_NV. Pin 2 (HOLD#) is connected to ROM_SO via a 33R0402 resistor. Pin 3 (SCLK) is connected to ROM_SI via a 33R0402 resistor. Pin 4 (WP#) is connected to +3V3_NV. Pin 5 (SI) is connected to +3V3_NV. Pin 6 (SO) is connected to +3V3_NV via a 10KR1%0402 resistor. Pin 7 (CS#) is connected to +3V3_NV via a C0.1u16Y0402 capacitor. Pin 8 (GND) is connected to GND. The chip is labeled MX25SL2008EM11-12G and M31-2008E02-M24.








| Pin Name | Normal function | I/O | Functional Description | Recommended Default Pull-up or Pull-down |
|----------|------------------|-----|---------------------------------|--|
| GPIO0 | FB_CLAMP_MON | I | FB Clamp monitor | |
| GPIO1 | NC | O | | |
| GPIO2 | NC | O | | |
| GPIO3 | NC | O | | |
| GPIO4 | NC | O | | |
| GPIO5 | NC | O | | |
| GPIO6 | FB_CLAMP_TGL_REQ | O | FB Clamp toggle request | |
| GPIO7 | NC | O | | |
| GPIO8 | OVERT | I | Thermal Over Temperature | 100K pull-up |
| GPIO9 | ALERT | I/O | Active Low Thermal Alert | 100K pull-up |
| GPIO10 | MEM_VREF_CTL | O | Memory VREF Control | 100K pull-down |
| GPIO11 | PWM_VID | O | GPU Core VDD PWM control signal | |
| GPIO12 | PWR_LEVEL | I | AC power detect | 100K pull-up |
| GPIO13 | SPI | O | Phase Shedding | 10K pull-up |
| GPIO14 | NC | I | | |
| GPIO15 | NC | I | | |
| GPIO16 | NC | O | | |
| GPIO17 | NC | I | | |
| GPIO18 | NC | I | | |
| GPIO19 | NC | I | | |
| NC | NC | | | |


DGPU_Power Control



Discharge Circuit



GPU POWER ON SEQUENCE



NOTES: The ramp time for any rail must be more than 40 us.
The total time for all rails to ramp up should be within 6ms.
A power rail has to ramp up to 90% before the next rail in sequence can start ramping up.
No signal should be applied to the GPU before the power rails are fully ramped


NOTES: For optimus system, VDD33 usually drops down earlier than NVVDD and FBVDDQ.
NOTES: All rails must be powered off within 10 ms from the first rail powering off.

GC6 TIMING


| | Min | Max | Unit | Description |
|----|------|-----|------|--|
| T1 | 0 | 10 | mS | GPU asserts toggle request to GB_CLAMP assertion |
| T2 | 0 | 1 | mS | Assertion of FB_CLAMP to de-assertion of toggle request |
| T3 | 0 | 10 | mS | De-assertion of toggle request to GPU PWR_EN=0 |
| T4 | 0.01 | 1 | mS | PEX reset assertion to GPU PWR_EN de-assertion |
| T5 | 0.1 | 5 | mS | GPU power stable to de-assertion of PEX reset |
| T6 | 3.3 | | mS | De-assertion of PEX reset to toggle request assertion |
| T7 | 0 | 1 | mS | Assertion of toggle request to de-assertion of FB_CLAMP |
| T8 | 0 | 1 | mS | De-assertion of FB_CLAMP to de-assertion of toggle request |
| T9 | TBD | TBD | mS | GPU power enable to GPU ready for normal operation |

Notes: *System designers should minimize T1,T3,T4,T5,T6,and T7 to increase the time spent in GC6.
This increased GC6 residency will improve both power savings and user experience.
**If10 ms expires for T1, the GPU will de-assert FB_CLAMP_TGL_REQ# and abort the GC6 entry procedure.
FB_CLAMP should never assert outside an FB_CLAMP_TGL_REQ# handshake.

GC6 ENTRY SEQUENCE (NOT support)




GC6 EXIT SEQUENCE




Lynx Point (HDA/JTAG/SATA)

| SKU | High Speed SATA I/O Ports | | | | | |
|------|---------------------------|--------|--------|--------|--------|--------|
| | SATA-0 | SATA-1 | SATA-2 | SATA-3 | SATA-4 | SATA-5 |
| HM87 | GEN3 | GEN3 | GEN2 | GEN2 | GEN3 | GEN3 |
| HM86 | GEN2 | N/A | GEN2 | N/A | GEN3 | GEN3 |




Lynx Point (Clock)




PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIECLKRQx# pin on PCH with 10 kΩ ±10% external pull-up resistor instead of No Connect.
Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.




Lynx Point (LPC,SMBUS)



20140310 0A先上socket,N14-0080030-L06
顆粒,M31-25Q6402-E17
(0A Footprint共用SPIFLASH8 is Socket footprint)



Lynx Point (DMI,FDI)




APWROK
not supporting Intel AMT , it can be connected to PWROK

GPIO31 : If not used,require pull up +3VSUS

DSWVRMEN - On Die DSW VR Enable
HIGH : Enable internal 1.05V regulator
LOW : Disable


DPWROK
Without deep s4/s5 support tied together with RSMRST#



GPIO Setting : Ref 486708_LPT_EDS Section2.18

| PLL ON DIE VR_ENABLE | |
|----------------------|-----------------------------|
| GPIO62 | Internal pull high (Enable) |
| | Low: Disable |

Lynx Point (PCI,DDI)






Lynx Point (GPIO,MISC)

GPIO Setting : Ref 486708_LPT_EDS Section2.24

| | |
|----------------------|-----------------------------|
| PLL ON DIE VR_ENABLE | |
| GPIO28 | Internal pull high (Enable) |
| | Low: Disable |


公板100R
empty



Lynx Point (PCIE,USB)

Intel Lynx Point ECHI USB(2.0) debug transport 需接Port1 or Port9




2014.2.24 Modify to four lanes TBT








| USB | | | |
|---------|---------|----------------|--------|
| USB 2.0 | USB 3.0 | Device | Note |
| 0 | 1 | USB 3.0 Port 1 | 16H3A |
| 1 | 2 | USB 3.0 Port 2 | 16H3A |
| 2 | | | |
| 3 | | | NC |
| 4 | | | NC |
| 5 | | | NC |
| 6 | | | NC |
| 7 | | EPF021 | 3 色KBC |
| 8 | 3 | USB 3.0 Port 5 | 16H31 |
| 9 | 4 | USB 3.0 Port 6 | no use |
| 10 | | WLAN | |
| 11 | | WebCam | |
| 12 | | SECOND DISPLAY | |
| 13 | | | NC |

HM86 沒USB3.0 PORT 5,6



Lynx Point (Power)



Lynx Point (Power)



Lynx Point (GND)



MICRO-STAR INT'L CO.,LTD.

Title

PCH-8 (GND)

Size

Document Number

MS-16H3


Rev

1.0


Date: Wednesday, June 25, 2014

Sheet 31 of 69


Pannel Device Logic Power




Backlight



Hall Switch




eDP CONN







LCD Module Pin Define

| Pin No | Symbol | Description |
|--------|--------------|---------------------------------|
| 1 | WP | EEPROM Write Protect(Keep open) |
| 2 | H_GND | High Speed Ground(0V) |
| 3 | eDP_Rx_3N | Complement Signal Link Lane 3 |
| 4 | eDP_Rx_3P | True Signal Link Lane 3 |
| 5 | H_GND | High Speed Ground(0V) |
| 6 | eDP_Rx_2N | Complement Signal Link Lane 2 |
| 7 | eDP_Rx_2P | True Signal Link Lane 2 |
| 8 | H_GND | H_GND |
| 9 | eDP_Rx_1N | Complement Signal Link Lane 1 |
| 10 | eDP_Rx_1P | True Signal Link Lane 1 |
| 11 | H_GND | H_GND |
| 12 | eDP_Rx_0N | Complement Signal Link Lane 0 |
| 13 | eDP_Rx_0P | True Signal Link Lane 0 |
| 14 | H_GND | H_GND |
| 15 | eDP_AUX_CH_P | True Signal Aux Channel |
| 16 | eDP_AUX_CH_N | Complement Signal Aux Channel |
| 17 | H_GND | H_GND |
| 18 | LCD_VCC | LCD logic and driver power |
| 19 | LCD_VCC | LCD logic and driver power |
| 20 | LCD_VCC | LCD logic and driver power |
| 21 | LCD_VCC | LCD logic and driver power |
| 22 | TEST | LCD Test Port |
| 23 | LCD_GND | LCD logic and driver ground(0V) |
| 24 | LCD_GND | LCD logic and driver ground(0V) |
| 25 | LCD_GND | LCD logic and driver ground(0V) |
| 26 | LCD_GND | LCD logic and driver ground(0V) |
| 27 | eDP_HPDP | HPDP signal pin |
| 28 | BL_GND | Backlight ground(0V) |
| 29 | BL_GND | Backlight ground(0V) |
| 30 | BL_GND | Backlight ground(0V) |
| 31 | BL_GND | Backlight ground(0V) |
| 32 | BL_ENABLE | Backlight enable |
| 33 | BL_PWM_DIM | System PWM signal input |
| 34 | SDA | I2C-bus Data |
| 35 | SCL | I2C-bus Clock |
| 36 | BL_PWR | Backlight power (5~21V) |
| 37 | BL_PWR | Backlight power (5~21V) |
| 38 | BL_PWR | Backlight power (5~21V) |
| 39 | BL_PWR | Backlight power (5~21V) |
| 40 | HSYNC | HSYNC output from Tcon |


Place Close eDP Connector
Reserve for EMI




LED 8051 Controller



KBC(KB3930QFB1)




CARD READER_RTS5170





For EMI and Close to RTS5170

| Pin# | Name | I/O Type | Description |
|------|----------|----------|--|
| 1 | RREF | I | Connect external resistor ($6.2K \pm 1\%$) to reference ground |
| 2 | DM | I/O | USB D- signal |
| 3 | DP | I/O | USB D+ signal |
| 4 | 3V3_IN | I | 3.3V power input |
| 5 | CARD_3V3 | O | 3.3V power for all cards |
| 6 | SDREG | O | Internal regulator for SD card. An external capacitor should be connected |
| 7 | XD_CD# | I | xD Card Detect (xD_CD#) |
| 8 | SP1 | I/O | xD Ready Signal (xD_RDY), SD Write Protect (SD_WP) and MS Clock (MS_CLK) |
| 9 | SP2 | I/O | xD RE# and MS Card Detect (MS_ENS#) |
| 10 | SP3 | I/O | xD CE# and SD Data 1 (SD_DAT1) |
| 11 | SP4 | I/O | xD_CLE, SD Data 0 (SD_DAT0) and MS Data 7 (MS_D7) |
| 12 | SP5 | I/O | xD ALE, SD Data 7 (SD_DAT7) and MS Data 3 (MS_D3) |
| 13 | SP6 | I/O | xD_WE# and SD Card Detect (SD_CD#) |
| 14 | SP7 | I/O | xD Write Protect (xD_WP), SD_Data 6 (SD_DAT6) and MS Data 6 (MS_D6) |
| 15 | SP8 | I/O | xD_Data 0 (xD_D0), SD Clock (SD_CLK) and MS Data 2 (MS_D2) |
| 16 | SP9 | I/O | xD Data 1 (xD_D1), SD Data 5 (SD_D5) and MS Data 0 (MS_D0) |
| 17 | GPIO0 | I/O | General purpose input/output with interrupt ability |
| 18 | SP10 | I/O | xD Data 2 (xD_D2) and SD command signal (SD_CMD) |
| 19 | SP11 | I/O | xD Data 3 (xD_D3), SD Data 4 (SD_DAT4) and MS Data 4 (MS_D4) |
| 20 | SP12 | I/O | xD_Data 4 (xD_D4), SD Data 3 (SD_DAT3) and MS Data 1 (MS_D1) |
| 21 | SP13 | I/O | xD Data 5 (xD_D5), SD Data 2 (SD_DAT2) and MS Data 5 (MS_D5) |
| 22 | SP14 | I/O | xD Data 6 (xD_D6) and MS BS |
| 23 | XD_D7 | I/O | xD Data 7 (xD_D7) |
| 24 | V18 | O | Regulated supply voltage ($1.8V \pm 10\%$) from internal 3.3V to 1.8V regulator; supplies internal digital circuits. An external capacitance should be connected |




TPM






USB3.0 Port-5
USB2.0 Port-8





20140505add



USB3.0 Port-6
USB2.0 Port-9


[illegible]

HDMI Repeater




An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.

HPD_SNK Internal PD 150kohm





| ADDR1 (CFG) | ADDR0 (EQ) | I2C control bus address (Internal pull down at ~150kΩ, 3.3V I/O) |
|----------------|---------------|--|
| 0 | 0 | 0x4C / 4D (default) |
| 0 | 1 | 0x5C / 5D |
| 1 | 0 | 0xCC / CD |
| 1 | 1 | 0xEC / ED |

Avoid HDMI Leakage




Display Port



CAD_SNK Have internal Pull down 1Mohm.
HPD_SNK Have internal Pull down 150kohm.
No problem with Leakage from DP device
The DP_PWR and RETURN pins of the
box-to-box connectors must support the
maximum current rating of 500mA.

3 Level Input:
L: LOW
H: HIGH
M: VDD33/2, connect both pull-up and pull-down resistors




Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ohm, 3.3V I/O.
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing







Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K Ohm
H: default, auto test disable & input offset cancellation enable
L: auto test enable & input offset cancellation enable
M: auto test disable & input offset cancellation disable

Programmable input equalization levels; Internal pull down at ~150k Ohm, 3.3V I/O.
L: default, LEQ, compensate channel loss up to 12dB @ HBR2
H: HEQ, compensate channel loss up to 15dB @ HBR2
M: LLEQ, compensate channel loss up to 5dB @ HBR2

EMI Close Connector






Audio CODEC/Audio AMP



APA2051 Pin23: Gain Setting
Speaker Spec: 2.0W(Normal), 2.5W (Max)
 $V_o = (2 \times 4)^{0.5} = 2.828$
dB-20LOG(V_o/V_i)
Gain: $2.828V_{rms}/1.2V_{rms} = 2.36$
7dB $\approx 20\text{LOG } 2.36$
7dB : Setting Pin23 on 3.1V
(R103:13Kohm, R106:22Kohm)


For 6dB When Using 1.5W (Normal)
(R103:10Kohm, R106:15Kohm)

AMP




CPU FAN/BTB CONN


To 16H3A(Audio CONN/USB3.0)




EMI




CPU FAN




S3 Breath S0 No active




To 16H3B(LED Board)




Same Side



EMI



To 16H3C (Power Board)



msi

MICRO-STAR INT'L CO.,LTD.

Title

CPU FAN/BTB CONN

Size Document Number


MS-16H3

Rev



1.0

Date: Wednesday, June 25, 2014 Sheet 40 of 69


INTEL Clarkville LAN(I218LM)






+3.3V_LAN (132mA)




L05-0200150-B09




N55-08F0691-AF2



HDD (With Repeater)




BTB Connector



TI SN75LVCP601RTJR HW Setting


| DE1/DE2 | CH1/CH2De-Emphasis dB (at 6Gbps) | EQ1/EQ2 | CH1/CH2Equalization dB (at 6Gbps) |
|-----------------------|-------------------------------------|-----------------------|--------------------------------------|
| NC (<i>default</i>) | -4 | NC (<i>default</i>) | 0 |
| 0 | 0 | 0 | 7 |
| 1 | -2 | 1 | 14 |

| DEW1/DEW2 | Device Function → DE Width for CH1/CH2 |
|----------------------|---|
| 0 | De-emphasis pulse duration, short (recommended setting when link operates at SATA 1.5/3/6 Gbps) |
| 1 (<i>default</i>) | De-emphasis pulse duration, long (recommended setting when link operates at SATA 1.5/3 Gbps speed only) |




SSD/ DGPU FAN


DGPU FAN



mSATA SSD 2 (Top/Right Side)




mSATA SSD 1 (Top/Left Side)




| | | |
|----|---------------|---|
| 40 | NC | No Connect |
| 41 | SATA-B+/PERn0 | Host receiver differential signal pair |
| 42 | NC | No Connect |
| 43 | SATA-B-/PERp0 | Host receiver differential signal pair |
| 44 | NC | No Connect |
| 45 | GND | Ground |
| 46 | NC | No Connect |
| 47 | SATA-A-/PETn0 | Host Transmitter differential signal pair |
| 48 | NC | No Connect |
| 49 | SATA-A+/PETp0 | Host transmitter differential signal pair |

WLAN





| | | | |
|--------|------------|--------|------------------------------|
| Pin 1 | GND | Pin 2 | 3.3V |
| Pin 3 | USB_D+ | Pin 4 | 3.3V |
| Pin 5 | USB_D- | Pin 6 | LED1# |
| Pin 7 | GND | Pin 8 | Module Key |
| Pin 9 | Module Key | Pin 10 | Module Key |
| Pin 11 | Module Key | Pin 12 | Module Key |
| Pin 13 | Module Key | Pin 14 | Module Key |
| Pin 15 | Module Key | Pin 16 | LED2# |
| Pin 17 | N/C | Pin 18 | GND |
| Pin 19 | N/C | Pin 20 | N/C |
| Pin 21 | N/C | Pin 22 | N/C |
| Pin 23 | N/C | Pin 24 | Module Key |
| Pin 25 | Module Key | Pin 26 | Module Key |
| Pin 27 | Module Key | Pin 28 | Module Key |
| Pin 29 | Module Key | Pin 30 | Module Key |
| Pin 31 | Module Key | Pin 32 | N/C |
| Pin 33 | GND | Pin 34 | N/C |
| Pin 35 | PERP0 | Pin 36 | N/C |
| Pin 37 | PERN0 | Pin 38 | Clink Reset (I 3.3V) |
| Pin 39 | GND | Pin 40 | N/C |
| Pin 41 | PETP0 | Pin 42 | N/C |
| Pin 43 | PETN0 | Pin 44 | N/C |
| Pin 45 | GND | Pin 46 | N/C |
| Pin 47 | REFCLKP0 | Pin 48 | N/C |
| Pin 49 | REFCLKN0 | Pin 50 | N/C (SUSCLK (32kHz) for DSx) |
| Pin 51 | GND | Pin 52 | PERST0# |
| Pin 53 | CLKREQ0# | Pin 54 | BT_EN (W_DISABLE2#) |
| Pin 55 | PEWAKE0# | Pin 56 | WLAN_EN (W_DISABLE2#) |
| Pin 57 | GND | Pin 58 | N/C |
| Pin 59 | N/C | Pin 60 | N/C |
| Pin 61 | N/C | Pin 62 | N/C |
| Pin 63 | GND | Pin 64 | Resever |
| Pin 65 | N/C | Pin 66 | N/C |
| Pin 67 | N/C | Pin 68 | N/C |
| Pin 69 | GND | Pin 70 | N/C |
| Pin 71 | N/C | Pin 72 | 3.3V |
| Pin 73 | N/C | Pin 74 | 3.3V |
| Pin 75 | GND | | |


CAMERA




Click Pad



2A in 2013.3.2
+3.3V_SPI MPOWER




+V1.05M 2A in 2013.3.2
MPOWER




請靠近 PCH

2013.3.2 for AMT


AMT PWRGD




+3.3V_LAN_PWRGD




+1_05VRUN_PWRGD, AMT used




TBT Power 5V Boost 12V 1A




Battery Select



Battery Charger




System Power





+1.35VDIMM & +0.675VRUN

+1.35VDIMM/+0.675VRUN



Discharge



msi

MICRO-STAR INT'L CO.,LTD.

Title
+1.35VDIMM/+0.675VRUN

Size
Document Number
MS-16H3

Rev
1.0


Date: Wednesday, June 25, 2014 Sheet 49 of 69

+1.05VRUN

3/2 non AMT
AMT PR131 and PR127 stuff
non-AMT PR130 and PR126 stuff


+1_05VRUN / +1_5VRUN

**OCP 13A
MAX 10A**



+1.5VRUN

MAX 2A



MICRO-STAR INT'L CO.,LTD.


| | | | | |
|-----------------------------|--------------------------|--|-------|------------|
| Title | | | | |
| +1_05VRUN / +1_5VRUN | | | | |
| Size | Document Number | | | Rev |
| | MS-16H3 | | | 1.0 |
| Date: | Wednesday, June 25, 2014 | | Sheet | 50 of 69 |

DGPU POWER NVVDD


DGPU POWER / UP1642PQAG

CONFIG B
VBoot:0.9V
Vmin:0.6V / Vmax:1.2V

EDP-Peak 57A
EDP-MAX 49A
EDP-Con 37A




FBVDDQ




CPU Core Power(ISL95812HRZ)

CPU Power (+VCC_CORE)

MAX 95A
TDC 27A




EMI/ Impedence




CPU/GPU Holes

MCPU4
H_R200D150




GND

MCPU2
H_R200D150




GND

MCPU3
H_R200D150




GND

MCPU1
H_R200D150




GND

MGPU2
H_R276D169_PB




GND

MGPU4
H_R276D169_PB




GND

MGPU1
H_R276D169_PB




GND

MGPU3
H_R276D169_PB




GND

M1
X_H_R197D118_PT_V3
H_R197D118_PT_V3



GND


M6
X_H_R197D118_PT_V3
H_R197D118_PT_V3



GND

Fan Hole


MH4
H_R197D91
X_ME_ SCREW HOLE



GND


SSD Stand off

MH2
H_R220D146_PTB
E2B-16H2020



GND

MH1
H_R220D146_PTB
E2B-16H2020



GND

EMI

SPRING3
X_MECHCU,2.5*5.5*0.1mm

SPRING2
X_E2M-7213211-RH



GND
E2M-7213211-CA7

SPRING1
X_E23-1029060-RH



GND
E2M-2142011-CA7

SPRING4
X_E2M-7213211-RH



GND
E23-1029060-CA7

SPRING1
X_E2M-7213211-RH



GND
E2M-7213211-CA7

MYLAR2



E2P-6H23111-Y42


MYLAR

MYLAR3




E2P-6H22711-Y42


MYLAR




1




1




1




1




1



1



1



1

RUBBER1



E2Y-6H20712-Y40

RUBBER

RUBBER2



E2Y-6H21312-Y40

RUBBER


RUBBER3



E2Y-6H21312-Y40

RUBBER

PCB1



PF0-16H3110-H73

PF0-16H3110-H73

Hannstar: PF0-16H2110-H73

TRIPOD: PF0-16H2110-T53

BRACKET1



307-6H20111-C22

CPU_BRACKET

BRACKET2



307-6H20111-C22

CPU_BRACKET

BRACKET3



307-6H20211-C22

GPU_BRACKET

MYLAR1



E2P-6H22111-Y42

MYLAR

MYLAR4



E2P-6G13911-Y42

MYLAR

MYLAR5



E2P-6H30111-Y42

MYLAR

MYLAR6



E2P-6H30211-Y42

MYLAR

UME1



HDMI ROYALTY

Y01-RHDMI03-000

For MP

UME2



BIOS_LABEL

G51-LA01678-A09


MYLAR7



E2Y-X043611-CA7

Gaste

MH3
NPTH157
X_NPTH157



1

msi

MICRO-STAR INT'L CO.,LTD.

Title

Screw/ME

Size

Document Number

MS-16H3


Rev

1.0


Date: Wednesday, June 25, 2014

Sheet 55 of 69

MS-16H2 Power Delivery Chart




MS-16H2 Power on Block Diagram




Power on Sequence

G3 -> S0




S3-> S0




Power down Sequence


S0 -> G3




| | MIN | MAX | Units | Description |
|----|------|-----|-------|--|
| Ta | 30 | | us | SLP_S4# assertion to SLP_S5# assertion. |
| Tb | 30 | | us | SLP_S3# assertion to SLP_S4# assertion. |
| Tc | 40 | | ns | APWROK de-assertion to VCCASW/VCCSPI rails falling. |
| Tf | | 500 | ms | SLP_S3# assertion to VCCIN(CPU) rail completely off. |
| Ti | 40 | | ns | PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value). |
| Tj | 5 | | us | SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value). |
| Tk | -100 | | ns | DRAMPWROK de-assertion to SLP_S4# assertion |
| Tn | 30 | | us | PLTRST# assertion to CPUPWRGOOD de-assertion. |
| Tp | 500 | | us | Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion |
| Tr | 10 | | us | CPUPWRGOOD de-assertion to PCH clock outputs turning off. |
| Ts | 1 | | us | PCH Clock outputs turning OFF to SLP_S3# assertion. |
| Tu | 40 | | ns | RSMRST# assertion to VCCSUS rails falling (-5% of nominal value). |
| Tw | 0 | | ms | SLP_S3# assertion to PWROK de-assertion. |

S0 -> S3








Buffer required due to following reasons:

1. Avoid leakage when RR is powered off.
2. Avoid glitches when RR power turns on/off .

Buffer must be with loff feature
which disables the outputs,
preventing damaging current
backflow through the device
when it is powered down.



| Sx Support Table | | | | |
|----------------------|-----------------|------------------------|------------------|-------------------|
| | VCC3V3 | PWR_ON_POC_RSTN(U36.4) | Power Mux(U39.5) | Power Mux (U52.5) |
| S5 | Off (optional) | Asserted | Off (EN=0) | Off (EN=0) |
| Sx with wake support | On | Deasserted | On (EN=1) | On (EN=1) |
| Sx w/o wake support | Off (optional)* | Asserted* | Off (EN=0)* | Off (EN=0)* |


* Please refer to FR Data Sheet for more details.

| Current Consumption Table | | | | | |
|---------------------------|--------|------------------|---------|-------------------|-------------|
| | VCC3V3 | VCC3V3_RDV_DECAP | VCC1V05 | VCC1V05_RDV_DECAP | VCC1V05_CIO |
| Max Current (A) | 1.0 | 0.07 | 2.9 | 1.6 | 1.3 |

History

0A: Hardware part

- 01.RB4 , RB6 RB5 , RB7 , RB9 , RB10 470R change to 680R
- 02. Modify WLAN CLKREQ SCH , add R101
- 03. R440 unstuff , R437 stuff
- 04. Add TBT DDC Pull-high 2.2K , R558 and R559
- 05. RA2 and RA6 unstuff
- 06. Add U46 sch for ASM1042 1.05VRUN
- 07. Modify HDMI SCH , D3 change to D01-BAT5429-D07 ,add C782 and C783
- 08. CPU change part number for each item.
- 09. Samsung VRAM EOL , change to Hynix
- 10. Add C785 and C784 for PWR_SCR
- 11. Add C786 for 3VRUN
- 12. Add C787 for VBATA
- 13. R396 change connect to 3VSUS
- 14. rename 3V3_NV to +3V3_NV
- 15. Swap RTC pin
- 16. change EL3 , ELA5 , ELA2 and LI6 PN to L12-9008100-I05
- 17. R30 change to 10k and C67 , C68 unstuff for EC_ALLSYSPG sequency
- 18. Reverse Q6, Q15, Q19 DS pin for power on sequence
- 19. C594 unstuff
- 20. R40 change to 0ohm and C77 unstuff
- 21. Add eight RF clamp
- 22. remove F1
- 23. R387 change to 47K
- 24. Add PQ62 sch for DGPU power control
- 25. EC59 stuff
- 26. ASM 1042 SCH unstuff

| | | | |
|---|--------------------------|---------------------------|----------------|
|  | | MICRO-STAR INT'L CO.,LTD. | |
| Title | | | |
| History | | | |
| Size | Document Number | | Rev |
| | MS-16H3 | | 1.0 |
| Date: | Wednesday, June 25, 2014 | | Sheet 69 of 69 |